Verification
Community Leader's Blog
|
|
Calypto continues to make strides while bigger EDA strugglesIn the latest edition of their newsletter, Calypto CEO, Tom Sandoval, says that they had a record breaking Q3 revenues and bookings, which for them ended Jan 31st 2010. This is a good sign for the industry as a whole, but also a sign that end users are willing to put dollars in the hands of small EDA companies who have good products. It was not long ago that it was thought that the big 3 (4) would lock their customers into exclusive deals that would prevent money flowing to other companies, but this strategy was clearly false. Calypto and other smaller EDA companies have been showing impressive results recently as the bigger companies have struggled. |
Community Related Content
Calypto continues to make strides while bigger EDA struggles - Brian Bailey, 03/11/2010
Tier Logic's 3D-FPGA technology = low-cost FPGAs and no-risk ASICs - Clive Maxfield, 03/10/2010
Company Rockets ahead with some big players - Brian Bailey, 03/10/2010
Jim Hogan/Jim Wagner Join GateRocket Team - Jim Lochmiller, 03/09/2010
Oh S&*T! What happened to my brakes? - Clive Maxfield, 03/08/2010
New generation of ARM Mali GPU models from Carbon Design Systems - Clive Maxfield, 03/08/2010
OSCI releases Analog extensions to SystemC - Brian Bailey, 03/08/2010
ESL Models and their Applications - A Review (Part 1) - Neil Johnson, 03/08/2010
Looking for a job? Virtual career fair could be just what you need - Rick DeMeis, 03/06/2010
I want to enroll at the Signal Integrity (SI) Training Institute - Clive Maxfield, 03/05/2010
Show: All Blogs Articles Reviews Tech-TipsCommunity Discussions
Community Wall
How to submit?
The overhead for an initial submission is minimal: a two-page abstract describing your work. A suitable user track paper has at its core a flow for combining and applying point-tool design, optimization, and analysis to build blocks that achieve particular design goals. A paper may be specific in scope (e.g., floorplan-stage substrate coupling) and/or application domain (e.g., designing wireless handsets). The submission deadline is January 18, 2010. Additional information regarding the submission process can be found at the DAC website: http://www.dac.com/47th/UTinfo.html
http://verificationguild.com/modules.php?name=Forums&file=viewtopic&p=17042#17042
See http://coverification.org/2009/12/17/systemverilog-snippets-for-emacs/
It's pretty good!
Ben
"Comments on Clifford Cummings Coding Concise SVA"
http://verificationguild.com/modules.php?name=Forums&file=viewtopic&t=3660


