Chip Design
Community Leader's Blog
|
|
Non-Cool Beans: Major earthquake in California – not IF but WHEN!The recent 7.0 Mw earthquake in Haiti on 12 January 2010 was followed by the 8.8 Mw event on 7 February 2010 in Chile (the seventh largest in recorded history). In turn, this was followed by a 5.9 Mw quake in Turkey on 8 March 2010. Should we worry about the San Andreas Fault? |
Community Related Content
Non-Cool Beans: Major earthquake in California – not IF but WHEN! - Clive Maxfield, 03/09/2010
Jim Hogan/Jim Wagner Join GateRocket Team - Jim Lochmiller, 03/09/2010
Synopsys Galaxy Custom Designer accelerates analog/mixed-signal chip design - Clive Maxfield, 03/09/2010
Advanced copper seed technology for through-silicon-via (TSV) from Novellus - Clive Maxfield, 03/08/2010
Oh S&*T! What happened to my brakes? - Clive Maxfield, 03/08/2010
New generation of ARM Mali GPU models from Carbon Design Systems - Clive Maxfield, 03/08/2010
Cool Beans: Video of 3D LED Cube - Clive Maxfield, 03/08/2010
Cool Beans: Video of interactive LED table - Clive Maxfield, 03/08/2010
Cool Beans: Video of amazing LED-based pocket watch - Clive Maxfield, 03/08/2010
Cool Beans: Very clever automatic video generator doohickey - Clive Maxfield, 03/08/2010
Show: All Blogs Articles Reviews Tech-TipsCommunity Discussions
Community Wall
http://danielnenni.com/2010/01/10/2010-semiconductor-recovery/
Christmas was good for electronics and the start of a prosperous semiconductor New Year. Semiconductor inventories are low and demand is increasing around the world.....
I also mention my experience at CES, YAWN!
Cheers,
D.A.N.
http://danielnenni.com/2010/01/04/semiconductor-enabled-mobile-internet/
If you are attending CES or MWC drop me an email, it would be nice to meet up.
D.A.N.
http://verificationguild.com/modules.php?name=Forums&file=viewtopic&p=17042#17042
See http://coverification.org/2009/12/17/systemverilog-snippets-for-emacs/
It's pretty good!
Ben Cohen SystemVerilog.us
http://verificationguild.com/modules.php?name=Forums&file=viewtopic&t=3660
Ben Cohen SystemVerilog.us



